

A

B

C


D

A

B



C

D





Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.


A



B



C



D

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: DLP2021AM263Q1EVM	Designed for: Public Release	Mod. Date: 5/1/2024
TID #: N/A	Project Title: DLP2021AM263Q1EVM	
Number: DLP096	Rev: B	Sheet Title: System_Power
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 3 of 10
Drawn By: A. Whitehead	File: DLP096B_System_Power.SchDoc	Size: B
Engineer: A. Whitehead	Contact: http://www.ti.com/support	

A

B

C


D

A


B

C


D



DMD PMIC





DMD Discharge Circuit




5V Supervisor for DMD Park


A



SOC PRU



DMD Interposer



PRU-to-DMD Level Shifters

A

B

C


D

A


B

C

D



QSPI SOC Interface



eMMC SOC Interface

PORz RC Delay:
- Creates GND to 3.0V delay of 1ms
- Designed to leave Soc_PORz (after RC filtering) low such that U18 drives SOP[3:0] state for >tSOP.hold time after PORz




Table 5-2. BOOTMODE Pin Mapping

Boot Mode	SPI0_D0_pad (SOP3)	SPI0_CLK_pad (SOP2)	QSPI_D1 (SOP1)	QSPI_D0 (SOP0)
QSPI (4S) - Quad Read Mode	0	0	0	0
UART	0	0	0	1
QSPI (1S) - Single Read Mode	0	0	1	0
QSPI (4S) - Quad Read UART Fallback Mode	0	1	0	0
QSPI (1S) - Single Read UART Fallback Mode	0	1	0	1
DevBoot	1	0	1	1
Unsupported Boot Mode	All other combinations not defined above			


SOC BOOT MODE

A


B

A


B





AM2632CPDFHMZCZRQ1





AM2632CPDFHMZCZRQ1




AM2632CPDFHMZCZRQ1



Raw ONFI NAND Daughtercard Socket




CAN / LIN / I2C / UART Daughtercard Socket




C


C



AM2632CPDFHMZCZRQ1



Ethernet RMII Daughtercard Socket



D

D

A

B

C


D

A

B

C

D



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable: DLP2021AM263Q1EVM	Designed for: Public Release	Mod. Date: 5/1/2024
TID #: N/A	Project Title: DLP2021AM263Q1EVM	
Number: DLP096	Rev: B	Sheet Title: LED Driver
SVN Rev: Not in version control	Assembly Variant: 001	Sheet: 9 of 10
Drawn By: A. Whitehead	File: DLP096B_LED_Driver.SchDoc	Size: B
Engineer: A. Whitehead	Contact: http://www.ti.com/support	

